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Abstract 
On chip interconnect plays a dominant role on the circuit performance 
in both analog and digital domains. Interconnects can no longer be 
treated as mere delays or lumped RC networks. Crosstalk, ringing and 
reflections are just some of the issues that need to be addressed for the 
efficient design  of  high  speed VLSI  circuits.  In order  to  accurately 
model these high frequency effects, inductance had been taken into 
consideration.  Within  this  frequency  range,  the  most  accurate 
simulation model for on-chip VLSI interconnects was the distributed 
RLC model. Unfortunately, this model has many limitations at much 
higher of operating frequency used in today’s VLSI design. This can 
lead to inaccurate simulations if not modeled properly. At even higher 
frequency the conductance metrics has become a dominant factor and 
has  to  be  taken  into  consideration  for  accurate  modeling  of  the 
different on-chip performance parameters. The traditional analysis of 
crosstalk  in  a  transmission  line  begins  with  a  lossless  LC 
representation,  yielding  a  wave  equation  governing  the  system 
response. With the increase in frequency and interconnection length 
due  to  the  increase  in  the  number  of  on-chip  devices,  the  lossy 
components  are  prevailing  than  the  lossless  components.  With  the 
reduction  of  pitch  between  the  adjacent  wires  in  deep  sub-micron 
technologies,  coupling  capacitances  are  becoming  significant.  This 
increase  in  capacitances  results  the  introduction  of  noise  which  is 
capable of propagating a logical fault. An inaccurate estimation of the 
crosstalk could be the origin of the malfunction of the circuit. Cross 
talk  can  be  analyzed  by  computing  the  signal  linkage  between 
aggressor  and  victim  nets.  The  aggressor  net  carries  a  signal  that 
couples to the victim net through the parasitic capacitances [13]. To 
determine the effects that this cross talk will have on circuit operation, 
the  resulting  delays  and  logic  levels  for  the  victim  nets  must  be 
computed. This paper proposes a difference model approach to derive 
crosstalk in the transform domain. A closed form solution for crosstalk 
is obtained by incorporating initial conditions using difference model 
approach for distributed RLCG interconnects. We have proposed an 
explicit expression for the estimation of cross-talk noise. Our model 
considers both lossless components (i.e. L, C) and lossy components 
(i.e.  R,  G).  The  SPICE  simulation  justifies  the  accuracy  of  our 
proposed approach. 
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1. INTRODUCTION  
The  design  techniques  in  sub-micron  technologies  increase 
effects of coupling in interconnections [1]. Indeed, in deep sub-
micron  technology,  the  order  of  capacitive  coupling  between 
lines reach to some severe values so that we can’t be indifferent 
to  the  ampleness  of  the  noise  due  to  this  coupling  [2].  As 
integrated circuit feature sizes continue to scale well below 0.18 
microns, active device counts are reaching hundreds of millions 
[3].  The  amount  of  interconnects  among  the  devices  tends  to 
grow super linearly with the transistor counts, and the chip area is 
often  limited  by  the  physical  interconnect  area  [14].  Several 
factors  bound  to  the  technology  contribute  to  the  increase  of 
crosstalk problems: the increase of the number of metal layers 
[4], the increase of the line thickness, the density of integration 
and the reduction of the spacing between lines. This set of new 
challenges is referred as signal integrity in general. Among all 
these  problems,  capacitive  coupling  induced  cross  talk  is  the 
issue  that  has  been  seen  by  an  increasing  number  of  backend 
vendors [14]. Cross talk typically happens between two adjacent 
wires when their cross coupling capacitance is sufficiently large 
to influence each other’s electrical characteristic. Especially for 
an  on-chip bus, crosstalk noise is a serious problem for  VLSI 
design.  In  bus structure, crosstalk immunity  is more important 
because  long  interconnect  wires  often  run  together  and  in 
parallel. Interconnect lines may be coupled and subjected to the 
effects  of  mutual  inductive  and  capacitive  coupling,  such  as 
crosstalk. It is possible to use both a distributed and a lumped 
model for these macro models. 
In this paper, we have proposed a closed form expression for the 
coupling noise by analyzing the interconnect using RLCG model. 
The major drawback of the proposal made in [8] is that it does 
not  consider  the  shunt  lossy  component  for  estimation  of  the 
coupling noise. Our model is a generic one in the sense that we 
can easily derive the model proposed in [8] by just neglecting the 
shunt lossy component term (i.e. G).  
The rest of the paper is organized as follows: Section 2 discusses 
the basic theory, transmission line model, crosstalk, glitch and 
modes.  Section  3  describes  the  difference  model  and  our 
proposed  method  for  noise  calculation.  Section  4  shows  the 
experimental and simulation results. Finally section 5 concludes 
the paper. 
2. BASIC THEORY 
2.1 TRANSMISSION LINE MODEL 
Defining the point at which an interconnect may be treated as a 
transmission line and hence reflection analysis applied, has no 
consensus of opinion. A rule of thumb is that when the delay 
from one end to the other is greater than risetime/2, the line is 
considered  electrically  long  [15].  If  the  delay  is  less  than 
risetime/2, the line is electrically short. A transmission line [5] 
can be described at the circuit level using series inductance and 
resistance combined with shunt capacitance and conductance. An 
infinitesimal unit length of the transmission line looks like the 
circuit  as  shown  in  Figure  1.  The  parameters  are  defined  as 
follows. 
R = Series resistance per unit length 
L = Series inductance per unit length 
G = Shunt conductance per unit length 
C = Shunt capacitance per unit length. RAJIB KAR et al.: CLOSED FORM MODELING OF CROSSTALK FOR DISTRIBUTED RLCG ON-CHIP INTERCONNECTS USING DIFFERENCE MODEL APPROACH 
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Fig.1. RLCG parameters for a segment of a transmission line 
It is  critical  to  model  the transmission  path  when  designing  a 
high-performance,  high-speed  serial  interconnect  system.  The 
transmission  path  may  include  long  transmission  lines, 
connectors, vias and crosstalk from adjacent interconnect. Values 
for R, L, C, and G are extracted from a given layout, designed in 
0.18µm technology. 
2.2 CROSS TALK 
Crosstalk is undesired energy imparted to a transmission line due 
to  signals  in  adjacent  lines.  The  magnitude  of  the  crosstalk 
induced is a function of rise time, signal line geometry and net 
configuration (type of terminations, etc.) [15]. To overcome the 
problems  faced  at  high  frequency  of  operation,  shielding 
techniques  have  been  employed  [11].    A  common  method  of 
shielding is placing ground or power lines at the sides of a victim 
signal  line  to  reduce  noise  and  delay  uncertainty  [16].  The 
crosstalk between two coupled interconnects is often neglected 
when  a  shield  is  inserted,  significantly  underestimating  the 
coupling  noise.  The  crosstalk  noise  between  two  shielded 
interconnects can produce a peak noise of 15% of VDD   in a 
0.18  um  CMOS  technology  [12].  An  accurate  estimate  of  the 
peak noise for shielded interconnects is therefore crucial for high 
performance  VLSI  design.  In  the  complicated  multilayered 
interconnect  system,  signal  coupling  and  delay  strongly  affect 
circuit  performances.  Thus,  accurate  interconnect 
characterization  and  modeling  are  essential  for  today’s  VLSI 
circuit design. Two major impacts of cross talk are:  
(I) Crosstalk induces delays, which change the signal propagation 
time, and thus may lead to setup or hold time failures. 
(II) Crosstalk induces glitches, which may cause voltage spikes 
on  wire,  resulting  in  false  logic  behavior.  Crosstalk  affects 
mutual inductance as well as inter-wire capacitance.  
When the connectors in high speed digital designs are considered, 
the mutual inductance plays a predominant role compared to the 
inter-wire  capacitance  [8].  The  effect  of  mutual  inductance  is 
significant  in  deep  submicron  technology  (DSM)  technology 
since the spacing between two adjacent bus lines is very small. 
The mutual inductance induces a current from an aggressor line 
onto  a  victim  line  which  causes  crosstalk  between  connector 
lines. 
In multi-conductor systems, crosstalk can cause two detrimental 
effects:  first,  crosstalk  will  change  the  performance  of  the 
transmission  lines  in  a  bus  by  modifying  the  effective 
characteristic  impedance  and  propagation  velocity.  Secondly, 
crosstalk will induce noise onto other lines, which may further 
degrade the signal integrity and reduce noise margins [8]. 
 
2.3 GLITCH 
Crosstalk Glitch (CTG) is a glitch signal provoked by coupling 
effects among interconnects lines which have unbalanced drivers 
and loads [6]. The magnitude of the glitch depends on the ratio of 
coupling  capacitance  to  line  to  ground  capacitance.  When  a 
transition signal is applied at a line which has a strong line-driver 
while stable signals are applied at other lines which have weaker 
drivers, the stable signals may experience a coupling noise due to 
the transition of the stronger signal [8]. A glitch may be induced 
in connector `j' in which the signal is static, due to neighboring 
connector lines in which the signal is varying [7]. This is given 
by the equation (1), 
∑ ≠ ∀ ± =
j
k
jk
j
glitch k j
dt
dj
L V
                (1) 
where,  Ljk  represents  mutual  inductance  between  j
th  and  k
th 
connector. The sign of the coupled voltage is positive or negative 
depending upon whether the k
th neighboring connector undergoes 
a rising or a falling transition. 
2.4 ODD MODE 
When two coupled transmission lines are driven with voltages of 
equal magnitude and 180 degree out of phase with each other, 
odd mode propagation occurs. The effective capacitance of the 
transmission line will increase by twice the mutual capacitance, 
and  the  equivalent  inductance  will  decrease  by  the  mutual 
inductance  [15].  In  Fig.2,  a  typical  transmission  line  model  is 
considered where the mutual inductance between aggressor and 
victim connector is represented as M12. L1 and L2 represent the 
self  inductances  of  aggressor  and  victim  nodes  while  Cc,  C, 
denote the coupling capacitance between aggressor and victim, 
self capacitance respectively. 
Assuming  that  L1  =  L2  =  L0,  the  currents  will  be  of  equal 
magnitude but flow in opposite direction [7]. Thus, the effective 
inductance due to odd- mode of propagation is given by equation 
(2). 
2 1 L L Lodd − =           (2) 
The magnetic field pattern of the two conductors in odd-mode is 
shown in fig 3 [15]. 
 
 
Fig.2. An Example for two line Transmission line model 
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Fig.3. Magnetic Field in Odd Mode 
2.5 EVEN MODE 
When two coupled transmission lines are driven with voltages of 
equal  magnitude  and  in  phase  with  each  other,  even  mode  of 
propagation occurs. In this case, the effective capacitance of the 
transmission line will decrease by the mutual capacitance and the 
equivalent  inductance  will  increase  by  the  mutual  inductance. 
Thus, in even-mode propagation, the currents will be  of  equal 
magnitude  and  flow  in  the  same  direction  [7].  The  effective 
inductance, due to even mode of propagation is then given by 
equation (3). 
2 1 L L Leven − =           (3) 
 
 
Fig.4. Magnetic Field in Even Mode 
3. MODELING OF CROSS TALK IN RLCG 
INTERCONNECT 
3.1 DIFFERENCE MODEL 
The frequency-domain difference approximation [10] procedure 
is more general, because it can directly handle lines with arbitrary 
frequency-dependent  parameters  or  lines  characterized  by  data 
measured  in  frequency-domain.  The  time-domain  difference 
approximation  procedure  should  be employed  only if  transient 
characteristics  are  available.  For  a  single  RLCG  line,  the 
analytical  expressions  are  obtained  for  the  transient 
characteristics  and  limiting  values  for  all  the  modules  of  the 
system  and  device  models.  The  difference  approximation 
procedure is applied to both the characteristic admittances and 
propagation  functions  and  the  resulting  time-domain  device 
models have the same form as the frequency-domain models. The 
difference approximation procedure involves an approximation of 
the  dynamic  part  of  the  system  transfer  function,  given  by 
equation (12), with the complex rational series or distorted part of 
the transient characteristic with the real exponential series. This 
criterion results in simple and efficient approximation algorithms, 
and requires a minimal number of the original-function samples 
to  be available, which is important if the line is characterized 
with delay and crosstalk [10]. 
 
3.2 ANALYSIS OF CROSSTALK USING 
DIFFERENCE MODEL 
Let  us  consider  the  interconnect  system  which  consists  of  a  
single uniform line and ground line  as shown in Figure 5, and 
assume the length of the line is d. 
 
 
Fig.5. Equivalent circuit of each uniform section 
The electrical parameters for each sub section are R∆x, L∆x, C∆x 
and G∆x , respectively, where R, L, C and G are per-unit length 
resistance, inductance, capacitance and conductance of the line, 
respectively. 
 
Using Kirchoff’s Voltage Law (KVL), we can write, 
) , (
) , (
) , ( ) , ( t x x v
dt
t x di
L R t x i t x v x x ∆ + + + = ∆ ∆     (4) 
Using Kirchoff’s Current Law (KCL), we can write,  
) , (
) , (
) , ( ) , ( t x x i
dt
t x x dv
c t x x v G t x i x x ∆ + +
∆ +
+ ∆ + = ∆ ∆     (5) 
Simplifying the equations (4) and (5) and after applying Laplace 
transform, we get, 
) ( ) (
) (
x I sL R
x
x V
+ =
∂
∂
−                                        (6) 
) ( ) (
) (
x V sC G
x
x I
+ =
∂
∂
−                                        (7) 
Differentiating equations (6) and (7) with respect to the x, and 
after simplifying we get,  
) (
) ( 2
2
2
x V
x
x V
Ρ =
∂
∂                                                  (8) 
And  
  ) (
) ( 2
2
2
x I
x
x I
Ρ =
∂
∂                                  (9) 
where the P is the propagation constant and is defined as,  
( ) ( ) sC G sL R + + = Ρ              (10) 
The general solution of equation (8) is given by 
x x e A e A x V
Ρ Ρ − + = 2 1 ) (          (11) 
Where A1 and A2 are the constants determined by the boundary 
conditions. From equations (8) and (11) we get,  
[ ] ) ( ) ( 2 1 x I sL R e A e A
x
x x + = +
∂
∂
−
Ρ Ρ −       (12) 
After simplifying we get,  
[ ]
x x e A e A
Z
x I
Ρ Ρ − − = 2 1
0
1
) (         (13) 
where Z0 is the characteristic impedance. Assuming at x=d, the 
termination voltage and current are V(d) =V2 and 
 I (d) =I2 then we get,  
d d e A e A V
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] [
1
2 1
0
2
d d e A e A
Z
I
Ρ Ρ − − =         (15) 
After solving equation (14) and (15) for A1 and A2 we get, 
[ ]
d e Z I V A
Ρ + =   
2
1
0 2 2 1         (16) 
[ ]
d e Z I V A
Ρ − − =   
2
1
0 2 2 2         (17) 
Substituting these values of A1 and A2 in equation (11) 
[ ] [ ]
 

 
 −
+
+
=
− Ρ − Ρ ) ( 0 2 2 ) ( 0 2 2
2 2
) (
d x x d e
Z I V
e
Z I V
x V     (18) 
Now substituting the values of A1 and A2 from (16) and (17) in 
equation (13) we get, 
[ ] [ ]
 

 
 −
−
+
=
− Ρ − Ρ ) ( 0 2 2 ) ( 0 2 2
0 2 2
1
) (
d x x d e
Z I V
e
Z I V
Z
x I    (19) 
Let at x=0, V(x) =V1 and I(x) =I1 then from equation (18) and 
(14), we can write: 
2 0 2 1 ) sinh( ) cosh( I d Z V d V Ρ + Ρ =       (20)  
2 2
0
1 ) cosh( ) sinh(
1
I d V d
Z
I Ρ + Ρ =                        (21) 
Since ABCD parameters are defined as  






− 





= 





2
2
1
1
I
V
D C
B A
I
V
        (22) 
So we can write ABCD matrix from equation (20) and (21) 






−










Ρ − Ρ
Ρ − Ρ
= 





2
2
0
0
1
1
) cosh( ) sinh(
1
) sinh( ) cosh(
I
V
d d
Z
d Z d
I
V         (23) 
The output crosstalk voltage is given by  
) cosh(
) (
) (
1
2 d
s V
s V
Ρ
=                   (24) 
For the step input voltage we get, 
) cosh(
) (
0
2 d s
V
s V
Ρ
=                 (25) 
Or,  
) ) )( ( cosh(
) (
0
2
sC G sL R s
V
s V
+ +
=      (26)                                     
After simplification, we get from equation (26) 
( ) ( ) ( ) C
G s L
R s s
V
s V
+ +
=
    
2 0
2
               (27)  
After taking inverse Laplace transform of equation (27), we get, 
















+
−
− =
− −
C
Gt
L
Rt
e
G
C
e
R
L
RC GL
LC
RG
LC
v t v
2 2
) ( 0 2
   (28) 
This  is  our  proposed  model  for  noise  voltage  induced  by  the 
aggressor line onto the victim line. 
Now  we  will  consider  two  typical  cases  of  frequency  of 
operation. 
CASE -1(For Very Low Frequency) 
For very low frequency, where R>>ω L, equation (26) reduces to 
RG s
V
s V
cosh
) (
0
2 =          (29) 
After taking inverse Laplace transform of equation (29), we get, 
) (
cosh
) (
0
2 t u
RG
v
t v =          (30) 
 
CASE -2 (For very High Frequency) 
For high frequency, where R<<ω L, equation (19) reduces to 
( ) LC s s
V
s V
cosh
) (
0
2 =         (31) 
After taking inverse Laplace transform of equation (24), we get 
















− = t
LC
v t v
2
cos 1 ) ( 0 2
         (32)  
4. EXPERIMENTAL RESULTS 
Most  of the earlier research and reduction techniques consider 
only  capacitive  coupling  [2,  9].  But  in  the  case  of  very  high 
frequencies as in GHz scale, inductive crosstalk comes into the 
important role and it should be included for complete coupling 
noise  analysis.  The  configuration  of  circuit  for  simulation  is 
shown in Figure 2. The high-speed interconnect system consist of 
two coupled interconnect lines and ground and the length of the 
lines is d =10 mm. The sample dimensions of the cross sections 
of a minimum sized wire in a 0.18µm technology are given in 
figure 6. 
 
 
Fig.6. Sample Dimensions of Cross-sections of minimum sized 
wire in a 0.18µm technology 
The extracted values for the parameters R, L, C, and G are given 
in Table 1. 
Table1:   RLCG parameters for a minimum- sized wires in a 
0.18µm technology. Where the conductance is a function of 
frequency, f 
Parameter(s)  Value/m 
Resistance(R)  120 kΩ/m 
Inductance(L)  270 nH/m 
Conductance(G)  15f pS/m 
Capacitance(C)  240 pF/m 
 
The  left  end  of  the  first  line  of  figure  2  is  excited  by  1-V 
trapezoidal form voltage with rise/fall times 0.5 ns and a pulse 
width  of  1  ns.  Other  parameters  of  lumped  elements  are 
R1=R2=50  ohms  and  C1=C2=1pF.  Figure  7  and  Figure  8 
correspond  to  the  frequency  responses  of  the  magnitude  of 
voltage  at  the  near  end  of  victim  line  and  the  far  end  of 
aggressive line, respectively. The operating frequency is taken as 
2GHz. 
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From figures 7 and 8, we find that, as the frequency increases, 
crosstalk  noise  becomes  very  severe,  and  hence  the  signal  of 
interest  is  attenuated.  At  very  high  frequency,  of  the  order  of 
GHz, oscillation occurs sharply, which is a bit different from the 
transfer  function  of  lumped  parameter  systems.  Figure  9  and 
Figure 10 correspond to the waveforms of voltage responses at 
the far end of the aggressive line and both ends of victim line. 
 
 
Fig.7. Frequency Response at near end of victim line 
 
Fig.8. Frequency Response at far end of aggressive line 
 
Fig.9. Waveform of voltage far end of aggressive line 
 
Fig.10. Waveform of voltage at both end of victim line 
5. CONCLUSIONS 
In this paper, we discussed the problem  of crosstalk noises in 
high-speed  coupled  interconnect  systems.  We  proposed  a 
distributed RLCG transmission line model of interconnects using 
difference model approach. Result shows that, at low frequencies, 
the model exhibits a RC behavior but at high frequencies has a 
substantially different behavior due to the effects of inductance. 
On the basis of Laplace transformation of distributed parameter 
model deduced in time domain, transfer functions  of crosstalk 
noises  are  built,  and  crosstalk  noise  response  is  analyzed 
theoretically.  Simulation  results  demonstrate  the  validity  and 
correctness of our method. 
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